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Abstract
This paper describes a system for the synthesis of mul¬
tilevel combinational logic, transforming functional de¬
scription into mask layout. The system includes a logic
synthesis part, partly consisting of tools developed at
Eindhoven University of Technology, which has been
interfaced to the layout synthesis part in the CATOE-
system, developed at the DesignCenter of Electronics
Institute. The various steps in the transformation are
presented together with a complete design example,
implementing a multi-output combinational decoder
function.
1 Introduction
A traditional VLSI-implementation of multi-output
combinational logic would be an array-structure e.g.
a PLA. Module generators for such structural mod¬
ules, based upon a abutment-based tile-layout style,
are easy to implement. Moreover efficient optimiza¬
tion tools for PLA's have been available for a number
of years. However such array-structures suffer from
many electrical disadvantages due to long intercon¬
nections i.e. the larger they get the slower they
become.
Multilevel implementation in contrast offers many
significant advantages in terms of flexibility map¬
ping options to different ASIC-technologies (eg. gate-
array, standard cell and full custom), tradeoff-
possibilities between area and speed, combined
control- and datapath design etc. Targeting full-
custom layout raises one serious problem auto¬
matic layout- generation of multilevel logic is con¬
siderably more difficult than generation of PLA's.
The CATOE-system which has been developed at
the DesignCenter of Electronics Institute, Lyngby, in¬
cludes a basis for VLSI CAD-Tools DOLPHIN1 uti-
1 Dynamic Object oriented Layout and Process abstract
Hierarchical eNvironment
lizing process/technology encapsulation and simple
design database management. This paper describes
the organization of a system for automatic synthe¬
sis of multilevel combinational using the CATOE-
system, and how the system has been used to design
a chip realizing a multi-output combinational decoder
function.
2 System Overview
The construction of the DOLPHIN-environment
was initiated by the need of coordination of several
different tool projects at the DesignCenter, covering
logic- as well as layout synthesis domains. The envi¬
ronment should include user interfacing, process and
design database -handling, thus it was decided to de¬
fine a common design format to handle design data
from highest (i.e. functional) to lowest (i.e. mask)
-level. This format ALF [MadJ89] is ment as
an internal design interchange format (ie. from one
tool to another) in contrast to EDIF, which is in¬
tended for external interchange. ALF has a textual
representation, to allow easy design interchange be¬
tween the different computer systems on which the
CATOE-system is implemented.
Figure 1 shows the transformation of a design from
functional description down to mask level. The first
step is handled by the logic synthesis tools, and it
includes optimization and decomposition for multi¬
level logic synthesis2. Transformation from gate-level
(logic level) to switch-level is handled by a netlist
generator capable of producing a transistor netlist
for each of the functions produced by the previous
step. A cell-compiler is able to generate symbolic
layout from the netlist description, and a compactor
can produce the final mask layout. The implementa¬
tion of the environment and some of the tools in it,
are described in [AnMa89] and [AMMP88].
2 The logic synthesis tools are developed at Eindhoven Uni¬
versity of Technology, Nederlands [ThBe87].
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Figure 1: Transformation between different levels of
abstraction in the CATOE-system. Design data are
represented in ALF.
Logic _Synthesis_
3 Logic Synthesis
The logic synthesis phase can be described as a trans¬
formation of an abstract description of logic (i.e. func¬
tional) to a gate-level description. Since the logic syn¬
thesis phase is to be followed by a layout synthesis
phase using cell-compilation of the individual gates,
we will extend logic synthesis to include nethst gen¬
eration from the gate-level (logic level) description.
The logic synthesis may now be divided into 3 steps:
. Multilevel Logic Optimization
. Mapping into target logic configuration
. Netlist generation for the individual gates
The optimization programs [ThBe87] offers op¬
timization of boolean expressions based upon
ESPRESSO-II and decomposition using the kernel
factorization principles proposed by Brayton et al.
[Bra82]. This program-package also includes a tech¬
nology mapper [BeJe88] for fitting a set of optimized
and decomposed functions to complex gates of a cer¬
tain maximum gate-size. This package has been en¬
capsulated in an ALF-interface [Brag89] and thereby
included in the CATOE-system (see Figure 2). The
logic synthesis tools will, from a functional ALF de¬
scription as in Figure 3, synthesize a set of transis¬
tor netlist descriptions of the optimized and decom¬
posed functions, as well as an overall circuit netlist.
Figure 2: Encapsulation of the Eindhoven programs
in the CATOE-system.
Each (sub)function is realized as a complex gate. The
netlist generation algorithm, which is not limited to
pure combinational logic, is described in [Brag89].
4 Layout Synthesis
The layout synthesis transforms the netlists generated
by the logic synthesis tools into mask layout. This
part consists of 3 steps:
. Modulegeneration
. Floorplanning
. Compaction
Module Generation
The synthesis of complex gates is performed by the
cell compiler CELLO, which takes an ALF transis¬
tor netlist description and transforms it into symbolic
layout, also described in ALF.
CELLO produces a complementary static-CMOS
layout in the 1ine-of-diffusion layout style [UevC81].
In order to obtain area-optimized layout, CELLO
uses an eulerpath evaluation algorithm, which is able
to handle constraint pin placement, e.g. given from
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(FUNCTION f
(BOOLEAN Fout (NOT ( AND
( Ain ( OR Bin Cin ) (OR Din Ein Fin ))))
(INTERFACE FOut Fout * OUT)
(INTERFACE A Ain * IN)
(INTERFACE B Bin * IN)
(INTERFACE C Cin * IN)
(INTERFACE D Din * IN)
(INTERFACE E Ein * IN)
(INTERFACE F Fin * IN)
(INTERFACE Vdd Vdd * POWER Vdd)
(INTERFACE Vss Vss * POWER Vss)
HL HL HC
f.a I c.a r~
Figure 3: Logic synthesis in DOLPHIN; a) Func¬
tional description, b) Complex gate realization.
the floorplanner using the top-down design method¬
ology. Further paramenters indicate whether the
netlist should be regarded as fixed or changeable. The
changeable netlist is used whenever no pretiming op¬
timization have been performed, in order to enlarge
the solution space. In this case CELLO tries to re¬
arrange transistors in order to achieve a more com¬
pact solution. The fixed netlist is used in connection
with a preprocessing timing optimization step mak¬
ing sure that the cell compiler does not change the
timing. Figure 4 shows a CELLO generated layout
of the function /(a, 6, c, d, ey f) = a(b + c)(d -j- e + /)
from Figure 3.
Floorplanning
The complex gates are placed in a standard cell like
fashion, using rows of cells and channels. When all
cells have been placed, they are interconnected using
the two-layer channel router CHAN.
Figure 4: CELLO generated layout of the complex-
gate from Figure 3
Compaction
After placement and routing the symbolic design is
transformed into mask layout by a hierarchical virtual
grid compactor VIGI [AMMP88]. VIGI first com¬
pacts each cell and then stretches individual cells to
meet the abutment criterion within each row, i.e. con¬
necting power supply. VIGI has been built on top of
the object-oriented process abstraction DRAGON[AnMa89], which handles all data and information
concerning the actual process. The technology infor¬
mation used inside DRAGON is loaded to the sys¬
tem through a complete design rule description. After
compaction an ALF description of the final mask ge¬
ometries exists and a CIF-dump of the total layout
can be produced.
5 Design Example
The system described in this paper has been used to
implement a decoder chip. The instruction-decoder
from the industry standard microprogram sequencer
Am2910A was chosen as an example for the first
test chip generated by our system. The Am2910A
has been a subject for educational purpose at the De¬
signCenter of Electronics Institute and further its in¬
struction decoder is a good example of a multiple out¬
put combinational function suitable for demonstrat¬
ing the different aspects of the tools within DOL¬
PHIN and Eindhoven Optimization Package. Fig¬
ure 5 shows a section of the chip core, while Figure 6
shows the final chip layout. The chip was produced
in a 2/i nwell process3.
3 The chip was processed under the Nordic brokerage service
NORCHIP.
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Figure 5: Section of the chip core.
Figure 6: Chip layout of the Am2910A instruction
decoder.
6 Summary
In this paper we have described a system for the syn¬
thesis of multilevel combinational logic. The system
covers both logic synthesis and layout synthesis do¬
mains. The various steps in the transformation of
multi-output combinational functions into mask lay¬
out have been described together with the design
tools involved.
Further we have shown how a decoder chip has been
completed using this system.
Parts of the tools mentioned in this paper are
NORSILC-projects funded by Nordic Industrial fund
and Teknologistyrelsen.
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